Collected molecules will appear here. Add from search or explore.
Provides a complete RTL-to-GDSII hardware design flow for a low-power (50-µW) gait analysis accelerator ASIC using 90nm CMOS technology.
stars
0
forks
0
This is a specialized hardware design project, likely for academic or portfolio purposes. While it demonstrates a deep technical flow (RTL to GDSII), it has no stars, forks, or community traction. The techniques used (Wallace Trees, Alpha-Max) are standard in digital signal processing and ASIC design. Frontier labs have no interest in 90nm low-power sensor ASICs.
TECH STACK
INTEGRATION
reference_implementation
READINESS